Read Anywhere and on Any Device!

Subscribe to Read | $0.00

Join today and start reading your favorite books for Free!

Create Free Account

Quick and Easy Sign Up!

It takes less then 1 minute to sign up, then you can enjoy Unlimited eBooks.

Sign Up Browse

Popular Genres

Read Anywhere and on Any Device!

  • Download on iOS
  • Download on Android
  • Download on iOS

The Complexity of Simple Computer Architectures (Lecture Notes in Computer Science)

The Complexity of Simple Computer Architectures (Lecture Notes in Computer Science)

Wolfgang J. Paul
0/5 ( ratings)
Read Download
This book presents a formal model for evaluating the cost effectiveness of computer architectures. The model can cope with a wide range of architectures, from CPU design to parallel supercomputers. To illustrate the formal procedure of trade-off analyses, several non-pipelined design alternatives for the well-known RISC architecture called DLX are analyzed quantitatively. It is formally proved that the interrupt mechanism proposed for the DLX architecture handles nested interrupts correctly.
In an appendix all programs to compute the cost and cycle time of the designs described are listed in C code. Running these simple C programs on a PC is sufficient to verify the results presented. The book addresses design professionals and students in computer architecture.
Language
English
Pages
274
Format
Kindle Edition
Publisher
Springer
Release
February 22, 2009

The Complexity of Simple Computer Architectures (Lecture Notes in Computer Science)

Wolfgang J. Paul
0/5 ( ratings)
Read Download
This book presents a formal model for evaluating the cost effectiveness of computer architectures. The model can cope with a wide range of architectures, from CPU design to parallel supercomputers. To illustrate the formal procedure of trade-off analyses, several non-pipelined design alternatives for the well-known RISC architecture called DLX are analyzed quantitatively. It is formally proved that the interrupt mechanism proposed for the DLX architecture handles nested interrupts correctly.
In an appendix all programs to compute the cost and cycle time of the designs described are listed in C code. Running these simple C programs on a PC is sufficient to verify the results presented. The book addresses design professionals and students in computer architecture.
Language
English
Pages
274
Format
Kindle Edition
Publisher
Springer
Release
February 22, 2009

More books from Wolfgang J. Paul

A Pipelined Multi-Core MIPS Machine: Hardware Implementation and Correctness Proof

0/5 ( ratings)

Informatik: Festschrift Zum 60. Geburtstag Von Gunter Hotz

0/5 ( ratings)

Hardware Design: Formaler Entwurf Digitaler Schaltungen

0/5 ( ratings)

Innovative Informations-Infrastrukturen: Ergebnisse Einer Kooperation Der Universitat Des Saarlandes Und Der Siemens AG

0/5 ( ratings)

A Pipelined Multi-core MIPS Machine: Hardware Implementation and Correctness Proof (Lecture Notes in Computer Science)

0/5 ( ratings)

A Pipelined Multi-Core Machine with Operating System Support: Hardware Implementation and Correctness Proof (Lecture Notes in Computer Science Book 9999)

0/5 ( ratings)

Rate this book!

Write a review?

loader