Read Anywhere and on Any Device!

Subscribe to Read | $0.00

Join today and start reading your favorite books for Free!

Create Free Account

Quick and Easy Sign Up!

It takes less then 1 minute to sign up, then you can enjoy Unlimited eBooks.

Sign Up Browse

Popular Genres

Read Anywhere and on Any Device!

  • Download on iOS
  • Download on Android
  • Download on iOS

A Pipelined Multi-Core MIPS Machine: Hardware Implementation and Correctness Proof

A Pipelined Multi-Core MIPS Machine: Hardware Implementation and Correctness Proof

Wolfgang J. Paul
0/5 ( ratings)
Read Download
This monograph is based on the third author's lectures on computer architecture, given in the summer semester 2013 at Saarland University, Germany. It contains a gate level construction of a multi-core machine with pipelined MIPS processor cores and a sequentially consistent shared memory.

The book contains the first correctness proofs for both the gate level implementation of a multi-core processor and also of a cache based sequentially consistent shared memory. This opens the way to the formal verification of synthesizable hardware for multi-core processors in the future.

Constructions are in a gate level hardware model and thus deterministic. In contrast the reference models against which correctness is shown are nondeterministic. The development of the additional machinery for these proofs and the correctness proof of the shared memory at the gate level are the main technical contributions of this work.
Pages
352
Format
Paperback
Publisher
Springer
Release
December 01, 2014
ISBN
3319139053
ISBN 13
9783319139050

A Pipelined Multi-Core MIPS Machine: Hardware Implementation and Correctness Proof

Wolfgang J. Paul
0/5 ( ratings)
Read Download
This monograph is based on the third author's lectures on computer architecture, given in the summer semester 2013 at Saarland University, Germany. It contains a gate level construction of a multi-core machine with pipelined MIPS processor cores and a sequentially consistent shared memory.

The book contains the first correctness proofs for both the gate level implementation of a multi-core processor and also of a cache based sequentially consistent shared memory. This opens the way to the formal verification of synthesizable hardware for multi-core processors in the future.

Constructions are in a gate level hardware model and thus deterministic. In contrast the reference models against which correctness is shown are nondeterministic. The development of the additional machinery for these proofs and the correctness proof of the shared memory at the gate level are the main technical contributions of this work.
Pages
352
Format
Paperback
Publisher
Springer
Release
December 01, 2014
ISBN
3319139053
ISBN 13
9783319139050

More books from Wolfgang J. Paul

Hardware Design: Formaler Entwurf Digitaler Schaltungen

0/5 ( ratings)

Informatik: Festschrift Zum 60. Geburtstag Von Gunter Hotz

0/5 ( ratings)

A Pipelined Multi-Core Machine with Operating System Support: Hardware Implementation and Correctness Proof (Lecture Notes in Computer Science Book 9999)

0/5 ( ratings)

Innovative Informations-Infrastrukturen: Ergebnisse Einer Kooperation Der Universitat Des Saarlandes Und Der Siemens AG

0/5 ( ratings)

A Pipelined Multi-core MIPS Machine: Hardware Implementation and Correctness Proof (Lecture Notes in Computer Science)

0/5 ( ratings)

The Complexity of Simple Computer Architectures (Lecture Notes in Computer Science)

0/5 ( ratings)

Rate this book!

Write a review?

loader